INFORMATION DISCLOSURE
STATEMENT CIPE
BY APPLICANT APR 29 2007
\

Docket: 1011-59137 App: 10/039,934

Applicant: Mohammed Ali AbdEl-Halim AbdEl-

Wahid

Filed: October 26, 2001

Art Unit: 2133

MADEMENT :	DOCUMENTS
------------	-----------

		TARBANTA	TENT DOCUMENTS			
Init.*	Number	Date	Name	Class	Sub	Filed
M	4,503,537	3/1985	McAnney			δ.
201	5,481,471	1/1996	Naglestad et al.		- Tes	MALCA
WA	6,005,407	12/1999	Arabi et al.		Techn.	7/00 1 2
MI	6,202,183	3/2001	Ginetti et al.			Center
// •						` <i>'Q</i>
		ОТІ	IER DOCUMENTS			
	Fluence T	echnology Inc.	, "BISTMaxx™ Product C	atalog," 38 p. (S	eptembe	r 2000)
M						
201	Texas Inst	ruments, "IEE	E Std 1149.1 (JTAG) Testa	bility Primer,"	146 p. (19	997)

	Fluence Technology Inc., "BISTMaxx™ Product Catalog," 38 p. (September 2000)
M	
RJ	Texas Instruments, "IEEE Std 1149.1 (JTAG) Testability Primer," 146 p. (1997)
M	LogicVision, "LogicVision - PLL BIST," 1 p. (downloaded from http://www.logicvision.com/products/pll.html on April 10, 2001)
M	Chatterjee and Nagi, "Design for Testability and Built-In Self-Test of Mixed-Signal Circuits: A Tutorial," <i>IEEE 10th Int'l Conference on VLSI Design</i> , pp. 388-92
H	Wey, "Mixed-Signal Circuit Testing A Review," Third Int'l Conference on Electronics, Circuits and Systems, pp. 1064-67 (1996)
M	Lin et al., "Automatic BIST Design Tool for Mixed-Signal Circuits," AUTOTESTCON '98: IEEE Systems Readiness Technology Conference, 97-102 (1998)
m	Lubaszewski et al., "Design of Self-Checking Fully Differential Circuits and Boards," <i>IEEE Transactions on VLSI Systems</i> , vol. 8, no. 2, pp. 113-28 (April 2000)

Information Disclosure Statement (1449) Page 1 of 2

INEOD	MATION DISCLOSUDE	Docket: 1011-59137	App: 10/039,934
	MATION DISCLOSURE STATEMENT	Applicant: Mohammed Ali A Wahid	AbdEl-Halim AbdEl-
	BY APPLICANOT , 29 2007	Filed: October 26, 2001	Art Unit: 2133
	THE WAY THE PROPERTY OF THE PARTY OF THE PAR		BON MAL
W -	"IEEE Standard for a Mixed-S	Signal Test Bus," IEEE Std. 114	19.4, 84 pp. (2000) 19.4,
Mg -	"IEEE Standard Test Access I 1149.1-1a, 172 pp. (1993)	Port and Boundary-Scan Archite	ecture," IEEE Std.
M -		Deeper to Submicron: On-Line gn, Automation and Test in Eur	
m -	· · · · · · · · · · · · · · · · · · ·	on to Research on Analog and Mon Circuits and SystemsII: Ano. 1389-1407 (October 1998)	_
EXAMINER:	The Trivia	DATE 5/25/04	
	ial if considered, whether or not in ince and not considered. Send copy		draw line through cite if

BEST AVAILABLE COPY